WHAT IS CLAIMED IS:

11

12

13

14

15

| 1 | 1. A memory management unit configured to receive a virtual address and |
|----|---|
| 2 | provide a corresponding physical address, the memory management unit comprising: |
| 3 | a storage containing one or more virtual address-to-physical address translations; |
| 4 | conversion logic to generate a modified virtual address from the virtual address; |
| 5 | and |
| 6 | a page table walk unit configured to convert the modified virtual address into the |
| 7 | corresponding physical address. |
| | |
| 8 | 2. The memory management unit as recited in Claim 1, wherein the conversion |
| 9 | logic is configured to replace one or more bits of the virtual address with a process |
| 10 | identifier if the one or more bits comprises a predetermined value. |

- 3. The memory management unit as recited in Claim 2, wherein the predetermined value is zero.
- 4. The memory management unit as recited in Claim 1, wherein the memory management unit is configured to receive the virtual address from an arithmetic logic unit.
- 5. The memory management unit as recited in Claim 1, wherein the memory
 management unit is configured to receive the virtual address from an incrementor.
- 6. The memory management unit as recited in Claim 1, wherein the virtual address comprises a data address.

Docket No.: P15392 11

Express Mail No.:EV325531759US

| 20 | 7. The memory management unit as recited in Claim 1, wherein the virtual |
|----|--|
| 21 | address comprises an instruction address. |

- 8. The memory management unit as recited in Claim 1, wherein the one or more virtual address-to-physical address translations are invalidated upon updates to a process identifier.
- 9. The memory management unit as recited in Claim 1, wherein only virtual address-to-physical address translations having a virtual address portion with one or more bits equal to a predetermined value are invalidated upon updates to a process identifier.
- 10. The memory management unit as recited in Claim 1, wherein the storage is configured to store one or more most recently generated virtual address-to-physical address translations.
- 31 11. A system comprising:
- 32 an antenna;

22

23

24

25

26

27

28

29

30

- a memory; and
- a processor coupled to the antenna and memory, the processor comprising:
- an address generation unit; and
- a memory management unit configured to receive a virtual address from
- the address generation unit and provide a corresponding physical address,
- the memory management unit comprising:
- a storage containing one or more virtual address-to-physical
- 40 address translations;

| 41 | conversion logic to generate a modified virtual address from the |
|----|--|
| 42 | virtual address; and |
| 43 | a page table walk unit configured to convert the modified virtual |
| 44 | address into the corresponding physical address. |
| 45 | 12. The system as recited in Claim 11, wherein the conversion logic is configured |
| 46 | to replace one or more bits of the virtual address with a process identifier if the one or |
| 47 | more bits are equal to a predetermined value. |
| 48 | 13. The system as recited in Claim 11, wherein the address generation unit |
| 49 | comprises an arithmetic logic unit. |
| 50 | 14. The system as recited in Claim 11, wherein the address generation unit |
| 51 | comprises an incrementor. |
| 52 | 15. The system as recited in Claim 11, wherein the one or more virtual address-to- |
| 53 | physical address translations are invalidated upon updates to a process identifier. |
| 54 | 16. The system as recited in Claim 11, wherein only virtual address-to-physical |
| 55 | address translations having a virtual address portion with one or more bits equal to a |
| 56 | predetermined value are invalidated upon updates to a process identifier. |
| 57 | 17. A method comprising: |
| 58 | receiving a virtual address; |
| 59 | determining if the virtual address has a translation to a physical address in a |
| 60 | storage; |

| 61 | if not, generating a modified virtual address from the virtual address; and |
|----|--|
| 62 | translating the modified virtual address into a physical address. |
| 63 | 18. The method as recited in Claim 17, wherein generating the modified virtual |
| 64 | address comprises replacing one or more bits of the virtual address with a process |
| 65 | identifier if the one or more bits are equal to a predetermined value. |
| 66 | 19. The method as recited in Claim 17, wherein translating the modified virtual |
| 67 | address comprises performing a page table walk. |
| 68 | 20. The method as recited in Claim 17, further comprising invalidating all |
| 69 | translations in the storage if a process identifier changes. |
| 70 | 21. The method as recited in Claim 17, further comprising invalidating only |
| 71 | translations in the storage having a virtual address portion that has one or more bits equal |
| 72 | to a predetermined value. |
| 73 | 22. The method as recited in Claim 17, further comprising placing any generated |
| 74 | translations into the storage. |
| 75 | 23. The method as recited in Claim 17, wherein the virtual address is a data |
| 76 | address. |
| 77 | 24. The method as recited in Claim 17, wherein the virtual address is an |

Docket No.: 042390.P15392 14 Express Mail No.: EV325525784US

78

instruction address.